

Serial No. 09/741,846

- 6 -

Art Unit: 2181

REMARKS

This Amendment is responsive to the Final Office Action dated November 5, 2003. All rejections and objections of the Examiner are respectfully traversed. Reconsideration and further examination is respectfully requested.

At paragraphs 4-5 of the Office Action, the Examiner has maintained the rejection of claims 1 and 5 under 35 U.S.C. 102, based on the IBM Technical Disclosure Bulletin dated August 1991, entitled "Tagged Inter Processor Communication Bus for Multiprocessor Systems" ("Tagged" hereafter). Applicants respectfully traverse this rejection.

As noted in Applicants' previous response, Tagged discloses an inter-processor communication bus for supporting communications between multiple processors and other devices, that uses a tagging scheme to identify requests, and that supports simultaneous processor requests and memory replies during a single bus cycle. The Tagged system enables processors to issue A-bus (address bus) read requests, and for slave devices (non-processor devices) to responsively issue D-bus (data bus) requests.

Nowhere in Tagged is there disclosed or suggested any system or method for transferring data that includes:

- providing a master request bus;
- providing a slave request bus;
- initiating an operation utilizing a protocol when a master request and an arbiter grant is received from the master request bus;
- wherein the protocol enables transfer of data between computer hardware operating according to different protocols;
- dispatching packet data to an analysis machine; and*
- classifying the packet data in the analysis machine. (emphasis added)*

Serial No. 09/741,846

- 7 -

Art Unit: 2181

as in the present claims 1 and 5. Applicants respectfully urge that Tagged describes slave devices responding to bus read cycles by providing data over a data bust, without any suggestion of a need for packet analysis or classification of any kind, as expressly set forth in the present claims 1 and 5. Instead, Tagged describes a data bus (D-bus) and an address bus (A-bus) combination that is designed to maximize throughput for block mode transfers using a relatively narrow bus width. Tagged accordingly does not contemplate any need for checking or analyzing any specific type of data, such as packet data, that may be transferred using the Tagged system.

For the reasons above, Applicants respectfully urge that the disclosure of Tagged does not disclose or suggest all the features of the present independent claims 1 and 5. Tagged accordingly does not anticipate the present independent claims 1 and 5 under 35 U.S.C. 102. Reconsideration is respectfully requested.

Applicants have made a diligent effort to place the claims in condition for allowance. However, should there remain unresolved issues that require adverse action, it is respectfully requested that the Examiner telephone the undersigned Applicants' Attorney at 978-264-6664 so that such issues may be resolved as expeditiously as possible.

Serial No. 09/741,846

- 8 -

Art Unit: 2181

For these reasons, and in view of the above amendments, this application is now considered to be in condition for allowance and such action is earnestly solicited.

Respectfully Submitted,

MAR 1 2004  
Date

David A. Dagg  
David A. Dagg, Reg. No. 37,809  
Attorney/Agent for Applicant(s)  
Steubing McGuinness & Manaras LLP  
125 Nagog Park Drive  
Acton, MA 01720  
(978) 264-6664

Docket No. 120-106